

TITLE	Page
Cover Sheet Block Diagram	1,2
CPU-Memory	3,
CPU-Control/MISC/CFG/Audio	4
CPU-PEG/Display/GND/POWER	5,6,7
DDR4 Slot-DIMM1~4, POWER/GND	8,9,10,11
PCH-LPC/SPI/SMBUS/MISC	12
PCH-Audio/Display/Clock	13
PCH-USB/PCIE/DMI/SATA	14
PCH-GPIO/USB0C#/SATASTRAP	15
PCH-Power/GND/Strap	16,17,18
PCIE Slot-X16/X1/X4/X8	19,20,21,22
SATA Connector	23
M.2 /U.2 SLOT	24,25,26
USB POWER/USB2.0/PS2/USB3.0/TYPER C	27,28,29,30 ,31,32,33
LAN E2400 colay E2500	34
VGA/DVI/HDMI Connector	35,36,37
AUDIO ALC1220	38,39,40
SIO-NTC6795D	41,42,43
CPU FAN &SYS FAN	44,45,46,47 ,48,49
ATX Power/F_Panel	50,51
ACPI-UPI Power	52
OV-NCT3933	53
+12VIN/VRM_EN&PGD	54
PWM-UP9508 VCORE+VGT	55
VCORE MOS-PHASE 1~4,VGT 1~2	56,57,58
CPU PWR_VCCIO/ST/PLL/SA	59,60,61
DDR4 Power/Vpp25	62,63
PCH Core Power-RT8125E	64
BIOS &Clear CMOS	65,66
CLK GEN-IDT 6V41606A	67
Manual parts	68

vinafix.com

MS-7A78

ATX
Ver: 10

Intel -Kabylake plamform Z270

CPU: *kabylake-S* System Chipset: *Z270*

Onboard Chip:

HD Audio Codec:ALC1220
LAN:Killer E2400 colay E2500
SIO:Nuvoton 6795
Flash ROM: SPI 128MB

Main Memory:


*DDRIV (800/1066/1333/1600/2133MHz) * 4 (Dual Channel)*

ACPI: *NIKO/UPI* PWM: *UPI9508*





Expansion Slots: Other:



*PCI Express (X16) Slot *1* *SATA3.0 x6 (PCH)*
*PCI Express (X8) Slot *1* *FRONT USB2.0 *4*
*PCI Express (X4) Slot * 1* *FRONTUSB3.0 *4*
*PCI Express (X1) Slot * 3* *REAR USB3.0 *2*
*M2 * 2* *REAR USB2.0 *3*
REAR USB TYPE A+C


MS-7A78 Block Diagram





- Slot Sequence:
- M.2
 - PCIE X16
 - PCIE X1
 - PCIE X1
 - PCIE X8
 - PCIE X1
 - M.2
 - PCIE X4

























www.teknisi-indonesia.com









Chassis Intrusion




RTC



PCH1 change to OB1-7A58002-I06.



藪 癪(猯種 T SMBUS だ猯)




MICRO-STAR INT'L CO.,LTD			
MS-7A78..			
Size Custom	Document Description PCH-Audio/Display/Clock		Rev 10
Date: Saturday, October 08, 2016		Sheet 12 of 72	


PCH_CLK

RTC Block





Close to PCH



AVL: D04-0306001-C11/D04-0306101-T02




SRCLKREQ pull up power change to VCC3.




MICRO-STAR INT'L CO.,LTD

MS-7A78..


Size Custom	Document Description PCH-USB/PCIE/DMI/SATA	Rev 10
Date: Friday, September 30, 2016	Sheet 13 of 72	



VSS




TOP Swap



Internal pull-down is disabled after PLTRST#


LPC eSPI Mode



0 : LPC
1 : eSPI

Internal pull-down is disabled after RSMRST


No Reboot



0 : DISABLE (Default)
1 : ENABLE

Internal pull-down is disabled after PLTRST#


Boot BIOS



0 : SPI
1 : LPC

Internal pull-down is disabled after PLTRST


AMT and SBA with confidentiality




0 : DISABLE
1 : ENABLE (Default)

Internal pull-down is disabled after RSMRST

HDA_SDO





ESPI FLASH SHARING MODE



0 : MASTER ATTACHED FLASH SHARING
1 : SLAVE ATTACHED FLASH SHARING

Internal pull-down is disabled after RSMRST






P/N: N11-1641491-L06
Footprint: SLOT_PCIEXP164_13

12V - 5.5A
VCC3 - 3A
3VSB - 375mA

SMBCLK_VSB_R R676 4.7K/4
SMBDATA_VSB_R R681 4.7K/4



SMBUS ESD




www.teknisi-indonesia.com

Vinafix.com

P/N:N11-1000221-L06
Footprint:SLOT_PCIEXP100_5






SLOT-PCI100P_BLACK-2PITCH-RH-5









PCI Express X4 Slot



12V - 2.1A
VCC3 - 3A
3VSB- 375mA

P/N:N11-1000151-L06
Footprint:SLOT_PCIEXP100_3






MICRO-STAR INT'L CO.,LTD		
MS-7A78..		
Size	Document Description	Rev
Custom	PCIE SLOT (X4)	10
Date: Sunday, October 09, 2016		Sheet 21 of 72







M2_2_SEL
0:to m2_2
1:to SATA






Sheet	24	of	72
-------	----	----	----






Default U.2 Working, PCIE X4 First.

MODE	BIOS_DIS_SW3	PCH_X4_SEL
AUTO	GPI	GPI
U.2 X4	GPO Low	GPO Low
PCIE X4	GPO Low	GPO High



	3.3V	1.2V(1.05V)	3.3VSUS	1.05VSUS(1.2VSUS)	2.5V	Total Power
ASM1142	245mA	634mA	1mA	1mA	NA	1573.8(mW)
ASM2142	300mA	800mA	100mA	50mA	300mA	TDP



3VSB

USB3_1P2_VS1

CU2 1u6.3

CU4 X_0.1u10

CU3 1u6.3

RU34 10K1%

RU33 31.6KR1%4

U2U2 GS7116S5-ADJ-R

VDD

GND

VOUT

EN

ADJ


ASM1142	RU33 1.6K	1.24V
ASM2142	RU33 19.6K	1.2V
ASM1042AE	RU33 31.6K	1.05V

[illegible]

MS-7A78..

Size Custom	Document Description ASM 1142	Rev 10
Date: Friday, October 07, 2016		Sheet 27 of 72


Current Mode




I_SEL0 : I_SEL1	
X 0	Default for 900mA
0 1	1.5A @5V
1 1	3A @5V

1.5A under S3 mode
3A under S0 mode






VBUS OC#




Add C44 for OC# Sequence



TYPE-A




USB Type-C MUX with Configuration Channel (CC)



MODE_SEL	
1	CCL MODE (default)
0	Mux MODE


ROLE_SEL	
1	DFF role (default)
0	UFP role

VCONN_EN	
1	enable
0	disable




if want swap Group1&Group2
CC1&CC2 Must SWAP

TYPE-C



ESD Protection NEAR CONNECTOR



USB3.0
D0G-06A050C-A68 Main
D0G-05A0300-I14 AVL
D0G-45B031C-005 AVL

Vinafx.com




MICRO-STAR INT'L CO.,LTD

MS-7A78..











Size	Document Description	Rev
Custom	USB TYPE C	10







Date: Friday, October 07, 2016 [Sheet 28 of 72]

USB PORT POWER













D08-2000400-P16 (Itrip=3.5A; 0.003ohm)
D08-0301000-P16 (Itrip=2.6A; 0.015ohm)








www.teknisi-indonesia.com

JUSB4 change to N32-2101581-H06.




JUSB3 change to N32-2101091-H06.










F75504 layout placement must meet to spi/usb trace length spec with host.
As for as possible place near to host.




PS_USB1 Connector








LAN USB3.0






MICRO-STAR INT'L CO.,LTD		
MS-7A78..		
Size	Document Description	Rev
Custom	Real USB&PS2	10
Date: Friday, September 30, 2016		Sheet 33 of 72

E2400 GIGA LAN







Vinafix.com

PIN2:
AMD platform connect to PCIE_RST#,
don't connect to A-RST#.
INTEL platform connect to PLT_RST#.




EMC




HDMI level shifter

Please CHECK R553 placement cannot let CLK- have stub

MAX Trace Length 5.5" reference to ground.



Note:DDSP_B_TX0 and TMDSP_DATA2 the same
Note:DDSP_B_TX2 and TMDSP_DATA0 the same
Note:IN_D and OUT_D the same



	"0"	"1"
DDC_EN	DDC level shifter disable	DDC level shifter enable
RT_EN#	Input 50 ohm termination resistor enable	the input termination ; resistors are set to high impedances
OE#	enable	the chip is power down and input termination resistors will be at high impedance.
HPD_SINK	disable	enable
DDCBUF_EN	For DDC level shifting configuration, please refer to Table.	
REXT		

[DDC_EN, DDCBUF_EN, OE#]	DDC Passive Switch	DDC Active Buffer
1, 0, X	On	Off
1, 1, 0	Off	On
1, 1, 1	Off	Off
0, X, X	Off	Off

PC1, PC0	generation.	note
00	8 dB	internal pull-up at ~500K ohm.
01	4 dB	internal pull-down at ~500K ohm.
10	12 dB	internal pull-down at ~200K ohm; 5V tolerant, internal pull-down at ~500K ohm.
11	0 dB	analog current

Level Shift to HDMI connector total trace length > 0.9" ; < 1" via count ∞ 2 ,reference to ground.











Table 8-1. PCH PCI Express Tx/RX - HDMI Signal Mappings

Port	Digital Display Interface Differential Pairs	HDMI Signals	PCH Digital Display Interface Pins
Port B	DDSP_B_TX0_DN	TMDSP_DATA2#	DDPB_0N
	DDSP_B_TX0_DP	TMDSP_DATA2	DDPB_0P
	DDSP_B_TX1_DN	TMDSP_DATA1#	DDPB_1N
	DDSP_B_TX1_DP	TMDSP_DATA1	DDPB_1P
	DDSP_B_TX2_DN	TMDSP_DATA0#	DDPB_2N
	DDSP_B_TX2_DP	TMDSP_DATA0	DDPB_2P
	DDSP_B_TX3_DN	TMDSP_CLK#	DDPB_3N
	DDSP_B_TX3_DP	TMDSP_CLK	DDPB_3P
	DDPB_HPD	DDSP_B_HPD0	Hot plug detect used by HDMI Port B.
	SDVO_CTRLCLK	HDMI_CTRL_CLK	HDMI DDC lines for Port B
	SDVO_CTRLDATA	HDMI_CTRL_DATA	





MICRO-STAR INT'L CO.,LTD

MS-7A78..







Size Custom

Document Description DP_HDMI Connector


Date: Friday, October 07, 2016


Rev 10


Sheet 35 of 72



www.teknisi-indonesia.com










MICRO-STAR INT'L CO.,LTD		
MS-7A78..		
Size Custom	Document Description HDMI Connector	Rev 10
Date: Monday, September 26, 2016		Sheet 37 of 72

ALC1220



P/N: B05-012201C-R09






MSB-25F0281-L06



CPVDD POWER: ATX5VSB will Leakage to CVDD by ALC1220, so CVDD must keep 3.3V





The diagram illustrates the mute control circuit. A 3VSB supply is connected to a series of resistors: RA64 (10K/4) in series with RA65 (1K/4). This is followed by a parallel combination of RA66 (10K/4) and a branch containing QA3 (P-3906) in series with RA61 (10K/4). The output of this network is connected to the base of QA2 (P-3906). QA2's emitter is connected to 3VSB, and its collector is connected to the MUTE signal line. A capacitor CA50 (0.1u10X4) is connected between the MUTE line and ground. Another branch from the 3VSB supply goes through RA59 (220K) to a node between RA61 and QA2's base. A capacitor CA51 (22u6.3X8) is connected from this node to ground. Transistors QA4 (P-3906) and QA3 (P-3906) are also shown, with QA4's base connected to the EAPD output through RA65 and QA3's base connected to the output of QA4.

QA6

MUTE

RA68 1K/4

RA69 1K/4



NN-HBN2515SR

6 1 LOUT_LA 38


5 3 LOUT_RA 38


4

F



Audio moat is transparent and width 40mil






POWER ON STRAPPING PIN FOR NCT6793/6795


PIN	6793/6795 NAME	Circuit NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TEST1MODE_EN	TEST1MODE	DISABLE TEST1MODE	ENABLE TEST1MODE	LRESET
15	6793 test point 6795 DDR4_EN	6793 test point 6795 DDR4_EN	6793 NA 6795 Disable	6793 NA 6795 Enable	
27	6793 DDR4_EN 6795 ESPI_EN	A20GATE	6793 Disable 6795 Disable	6793 Enable 6795 Enable	
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	6793 TESTMOD2_EN 6795 FANOUT_DEF_EN	DTRA#	6793 disable 6795 default 50%	6793 Enable 6795 default 100%	INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80	LRESET
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	RSMRST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD PWR SEQ	ENABLE AMD PWR SEQ	INTERNAL RSMRST
103	TESTMODE_EN	WDT#	DISABLE TESTMODE	ENABLE TESTMODE	INTERNAL RSMRST

Note:
If PIN34 strapping low, BIOS must programming LPT or GPIO





HW Monitor - Voltage

SIO HM Voltage voer 2V will not detect




Thermal Monitor





Vinafix.com

SERIAL PORT 1







Debug LED



Placement) 璩癸
(DGH1=Post4/DGL1=Post3/DGH0=Post2/DGL0=Post1)

Debug LED OFF BIOS control




For Signals Monotonic



TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

2.GPIO パBIOSち伝 PWM/DC MODE




2.GPIO パBIOSち伝 PWM/DC MODE




TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

2.GPIO パBIOSち伝 PWM/DC MODE




TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

2.GPIO パBIOSち伝 PWM/DC MODE




TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

2.GPIO パBIOSち伝 PWM/DC MODE




TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE


2.GPIO パBIOSち伝 PWM/DC MODE





ATX POWER CONNECTOR




Front Panel





LED



Voltage test point




TPM



MSI			
MICRO-STAR INT'L CO.,LTD			
MS-7A78..			
Size	Document Description	Rev	
Custom	ATX Power/F_Panel	10	
Date: Friday, October 07, 2016		Sheet 50 of 72	

EZ Debug LED




LED

翺 : D0C-040S500-E07

フ : D0C-040S200-E07

- 闽诀枷箒 釘 4 湏LED 翺坏default 稽 柞诀砒箒箒
- 1.捷 秣≡CPU checkCPU LED 獾 check PASS箒玥CPU LED防奔
 - 2.钡帝为 秣≡Memory /memory LED獾check PASS箒玥memory LED防奔
 - 3.VGA check/VGA LED獾 check PASS箒玥VGA LED防奔
 4. 程箒タ昧抖 柞诀箒 湏LED縊常琇防奔
└参驂币└ 九 錡 研⑥ └参驂柞诀 玥LEDご鄂 璫≡崙笹

GPIO LED	GPP_H21	GPP_H22	GPP_H23	GPP_H20
獾	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
防	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)



LED


翺 : D0C-040S500-E07

フ : D0C-040S200-E07



UPI VOLTAGE CONSOLE


0x26: RH=18K, RL=13K



VCC_DDR
PCH_1VSB
VCCSFR_OC

UPI VOLTAGE CONSOLE


0x20: RH=10K, RL=OPEN



VCCSA
VCCIO

UPI VOLTAGE CONSOLE

0x28: RH=9.1K, RL=3K



ADDRESS	0x2A	0X28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

CHA_VREF
CHB_VREF
VPP25





MICRO-STAR INT'L CO.,LTD


MS-7A78..








Size Custom	Document Description OV-NCT3933/GPIO-NCT5605	Rev 10
Date: Wednesday, October 12, 2016	Sheet 53 of 72	


VCCST_PWRGD can assert before or equal to PCH_PWROK, but must never lag it.








Vcore: ICC Max 100A
LL: 2.1 mohm
OCP: 200A
VGT: ICC Max 48A
LL: 3.1 mohm
OCP: 75A











IMAX 10A
ILIMIT=10A~12A
IOC=ILIMIT+40%*IMAX/2=12A~14A.

support OV=>NB685



SA Power:1.05V,11.1A

$$OCP = 11.1A * 1.4 = 15.54A$$





$$Rocs(R417) = OCP * R_{dson}(Low\ side) [3.3mohm] / 10uA$$

$$= 15.54 * (3.3mohm) / 10uA$$

$$= 5.1282Kohm$$

Rocs: 5.23K, OCP:
D03-632BA0C-N03 : 15.848A

Rdson (low) 10V
D03-4C05N03-O05 : 3.4mohm
D03-632BA0C-N03 : 3.3mohm
D03-3056M00-U47 : 4.2mohm




VCCST

1.0V; 250mA

For Cost down VCCST&VCCPLL merge


for Gaming3/5, Classic, ECO and H110



VCCPLL OC


1.2V; 110mA

2014.08.21 update



2014.08.25 update

2014.08.25 update
S3 have power



MICRO-STAR INT'L CO.,LTD

MS-7A78..

Size	Document Description	Rev
Custom	CPU PWR_ST/PLL	10
Date: Friday, October 07, 2016	Sheet 61 of 72	

DDR4_1.2V 2.8A+9.2A+1.2A=13.2A

2.8A FOR CPU

9.2A FOR 4DIMM

1.2A FOR DDR VTT

$OCP = 13.2A \times 1.5 = 19.8A$

$Roc_s(R3) = OCP \times [R_{dson}(Low\ side) / 2] / 10\mu A$

$= 19.8A \times (4.6 / 2) \text{mohm} / 10\mu A$

$= 4.554K\text{ohm} < 5K\text{ohm}$

Rocpset: 5.1K

$OCP = Rocset / [R_{dson}(Low\ side) / 2] \times 10\mu A$

$= 5.1K / 2.3\text{mohm} \times 10\mu A$


$= 22.1A$

Rdson (low) 4.5V

D03-4C05N03-005 : 5 mohm

D03-632BA0C-N03 : 4.6mohm


D03-3056M00-U47 : 6.2mohm



$$I_{rms} = I_{out} \times \sqrt{(V_{out}/V_{in}) \times [1 - (V_{out}/V_{in})]}$$

$$= 13.2 \times 0.427$$

$$= 5.636A$$



MOS PPK (1/1) → (2/2)



依Datasheet計算: $L_{min} = ((V_{in} - 1.2V) / (F_{sw} \times k \times I_{out_max})) \times (V_{out}/V_{in})$

$$= 0.7677\mu H \quad (K = 30\%)$$


依CAP ESR計算: $0.2432\mu H \leq L \leq 1.2897\mu H$

2014.12.17 update

From SIO pin 87





VPP25 Power
2.5V; 2.24A



To make sure VPP EN after 5VDIMM stable

DDR VTT Power




1.0V; 10A (7.929A)

```
Rocset = 1.5 * Imax * Rdson(low) / Iocset
        = 15A * 4.6mohm / 10uA
        = 6.9K
```

Rdson (low) 4.5V
D03-3116M00-U47 : 3.6 mohm
D03-632BA0C-N03 : 4.6mohm
D03-3056M00-U47 : 6.2mohm

2014.08.25:Change 1u/0603



MAX: 7.929A


$$L_{min} = ((V_{in} - V_{out}) / (F_{sw} * k * I_{out_max})) * (V_{out} / V_{in})$$

$$= 0.8335 \mu H \quad (K = 30\%)$$


$$\begin{aligned} V_{out} &= V_{ref} * (1 + R_{821}/R_{822}) \\ &= 0.8 * (1 + 1K/3.92K) \\ &= 0.8 * 1.2551 \\ &= 1.004V \end{aligned}$$

PLACE UNDER THE PCH

JSPI1 change to N31-2061451-H06.



PCH_SPI_CS# <> PCH_SPI_CS# 12,32
PCH_SPI_CLK <> PCH_SPI_CLK 12,32
PCH_SPI_MISO <> PCH_SPI_MISO 12,32
PCH_SPI_MOSI <> PCH_SPI_MOSI 12,32
PCH_SPI_IO2 <> PCH_SPI_IO2 12
PCH_SPI_IO3 <> PCH_SPI_IO3 12
SPI_SW_SEL <> SPI_SW_SEL 32



For TL624-1.1
SKYLAKE : Stuff D10/D17/R353
B85/H87 : Stuff D8/D9/R353
Others : Stuff R272




PCB




PD0-07A7810-G37
PD0-07A7810-E48



DIMM Cover



VR Cover



MKT_LA1



X_MKT_LABEL

U31_LA1



U31_LABEL

BIOS_LA1



BIOS_LABEL

HDMI_LA1



HDMI_LABEL

CFOS_LA1



CFOS_LABEL

NAH_LA1



NAH_LABEL

SLI_LA1



SLI_LABEL

XSPLIT_LA1




XSPLIT_LABEL

SSE_LA1




SSE_LABEL


PCH Heatsink




North MOS Heatsink




West MOS Heatsink



Mounting Holes



Simulation



Optical Fiducial Marks-120

